WHAT IS CLAIMED IS:

- 1 1. Apparatus comprising:
- a cache including cache lines each of which is configured
- 3 to store data; and
- an eviction mechanism configured to evict data stored in
- one of the cache lines based on validity state information
- 6 associated with the data stored in the one cache line.
- 1 2. The apparatus of claim 1 in which each of the cache lines
- 2 is configured to store data that corresponds to consecutive
- 3 addresses in a main memory.
- 1 3. The apparatus of claim 1 in which each cache line has
- 2 multiple portions.
- 1 4. The apparatus of claim 3 further comprising a storage for
- 2 storing validity bits that track the validity of respective
- 3 portions of the cache line.
- 1 5. The apparatus of claim 4 in which the validity bits are
- 2 set to a predefined value to indicate that the respective
- 3 portion has been written in full in one write transaction.
- 1 6. The apparatus of claim 5 in which the eviction mechanism
- 2 is configured to evict the cache line when the validity bits
- 3 all have the predefined value.

- 1 7. The apparatus of claim 1 in which the eviction mechanism
- 2 is configured to evict the data even if the cache is not full
- 3 and data in other cache lines is not being evicted at the same
- 4 time.
- 1 8. The apparatus of claim 1, further comprising a memory for
- 2 storing the data evicted by the eviction mechanism.
- 1 9. The apparatus of claim 8, further comprising an
- 2 input/output device that generates the data stored in the
- 3 cache.
- 1 10. Apparatus comprising:
- 2 cache lines, each configured to store bytes of data that
- 3 correspond to consecutive addresses in a main memory, each
 - cache line corresponding to a group of validity bits, each of
 - the validity bits tracking a portion of the cache line and
- 6 being set to a predefined value when the tracked portion of
- 7 the cache line is fully written in one write transaction; and
- 8 an eviction component configured to evict the bytes of
- 9 data stored in one of the cache lines when the group of
- 10 validity bits corresponding to the cache line are all set to
- 11 the predefined value.
- 1 11. The apparatus of claim 10 in which cache lines are
- 2 disposed within a write cache memory of a computer chipset.

Attorney Docket: 10559-639001 / P12351

- The apparatus of claim 11 in which the cache lines are 1
 - compatible with a cache coherent protocol.
 - A method comprising: 1 13.
 - 2 receiving write transactions associated with data to be
 - written; 3
 - storing the data into portions of a single cache line of
 - a cache, and 5
 - evicting the data from the cache line when the cache line 6
 - 7 is full of data according to stored validity information.
- 1 2 1 2 3 The method of claim 13, further comprising writing the
 - evicted bytes of data to a main memory.
 - The method of claim 13, further comprising setting
 - validity bits to a predefined value when respective portions
 - of the cache line is written in full.
 - 16. The method of claim 13 in which the write transactions
 - are sent from an input/output device. 2
 - The method of claim 16 in which each of the write 17.
 - transactions sent from the input/output device writes a first
 - number of data bytes to one of the cache lines, and the 3
 - eviction component evicts a second number of data bytes in one

Attorney Docket: 10559-639001 / P12351

- eviction operation, the first number being less than the 5
- second number.
- 1 18. Apparatus comprising:
- 2 a computer chipset having a cache memory configured to
- store write data sent from an input/output device and a 3
- mechanism configured to evict the write data from the cache
- memory when a set of predefined conditions are met. 5
- The apparatus of claim 18 in which the cache memory also 1
- 2 stores additional write data sent from an additional
- 3 4 5 1 2 input/output device, and the mechanism also configured to
 - evict the additional write data from the cache memory when the
 - set of predefined conditions are met.
 - 20. The apparatus of claim 18 in which the cache memory is
 - compatible with a cache coherent protocol.
 - The apparatus of claim 18 in which the input/output
 - device initiates write transactions to send the write data, 2
 - and the mechanism is configured to combine the write data so 3
 - that the number of eviction operations performed to evict the
 - write data from the cache memory is less than the number of
 - write transactions initiated by the input/output device.
 - 22. A method comprising: 1

Attorney Docket: 10559-639001 / P12351

- initiating write transactions by an input/output device 2
- 3 to write data;
- writing the data into a cache memory;
- evicting the data from the cache memory; and
- writing the data into a main memory.
- 1 The method of claim 22 in which the cache memory contains
- cache lines configured to store data, each cache line
- corresponding to consecutive addresses in main memory.
- The method of claim 23 in which each cache line has 1 24.
- multiple portions, each portion corresponding to a validity 2 3 1 2 2 3
 - bit that tracks the status of the corresponding portion.
 - 25. The method of claim 24 in which the validity bit is set
 - to a predetermined value responsive of the number of bytes of
 - data written into the corresponding portion.
 - The method of claim 25 in which the evicting the data 26.
 - from the cache memory comprises evicting the data when the
 - validity bits corresponding to a cache line are all set to a 3
 - predefined value.